

T36014

100

144




Figure 1 Crossbar memory block diagram

T36014

200)




Figure 2 Crossbar memory packet storage

T36014  
300)




Figure 3 PCI Express packet storage data structure

T36014  
400




Figure 4 Crossbar memory controller - bank select, port select and write address logic

T36014

500




Figure 5 Crossbar memory controller - memory bank write mutiplex logic

T36014

600




Figure 6 Crossbar memory controller - port read address logic

136014

700)




Figure 7 Crossbar memory controller - memory bank read control logic

T36014  
800  
↙





Figure 8 Crossbar memory bank access interface signals



T36014  
900  
2



Note: In this example port 0 start writing crossbar memory from memory bank 3

Figure 9 port receive packet write timing diagram

736014  
1000




Figure 1D port transmit packet read timing diagram -1

T36014

1100  
2




Figure 11 port transmit packet read timing diagram -2 (shown read termination)

BEST AVAILABLE COPY

1200




FIG. 12

T36014  
1300




FIG. 13